

65373 U.S. PTO



10/02/96

Express Mailing Label No. EM246226893US

PATENT APPLICATION
Docket No. 11675.107

962001" E6902281

UNITED STATES PATENT APPLICATION

of

DAVID Y. KAO

and

FERNANDO GONZALEZ

for

OXIDATION OF ION IMPLANTED SEMICONDUCTORS

WORKMAN, NYDEGGER & SEELEY

A PROFESSIONAL CORPORATION
ATTORNEYS AT LAW
1000 EAGLE GATE TOWER
60 EAST SOUTH TEMPLE
SALT LAKE CITY, UTAH 84111

USPTO 0872069 100296
"E690278D01.d50"

WORKMAN, NYDEGGER & SEELEY
A PROFESSIONAL CORPORATION
ATTORNEYS AT LAW
1000 EAGLE GATE TOWER
60 EAST SOUTH TEMPLE
SALT LAKE CITY, UTAH 84111

BACKGROUND OF THE INVENTION

1. The Field of the Invention

The present invention relates to methods for forming a patterned oxide region. More particularly, the present invention relates to methods of locally oxidizing a layer of material used in semiconductor technology to grow a patterned oxide region in a rapid manner and with minimal encroachment by bird's beak structures. The method of the present invention is particularly useful in forming field oxide regions that isolate individual memory cells in a MOS memory integrated circuit. The present invention also relates to shallow trench isolation regions and methods of forming the shallow trench isolation regions suitable for use in semiconductor technology.

2. The Relevant Technology

Integrated circuits are currently manufactured by an elaborate process in which a great number of electronic devices are integrally formed on a semiconductor wafer. The conventional electronic devices formed on the semiconductor wafer in the process of fabricating an integrated circuit include capacitors, resistors, transistors, diodes, and the like. In advanced integrated circuit manufacturing processes, hundreds of thousands of these electronic devices are formed on a single semiconductor wafer.

One frequently conducted portion of the process of manufacturing an integrated circuit is the formation of an insulating layer or portion of an insulating layer on a silicon substrate of a semiconductor wafer. Insulating layers are frequently formed from oxides of silicon, in a process which typically results in the formation of silicon dioxide (SiO₂).

When forming a blanket layer of silicon dioxide, a silicon substrate is simply exposed to oxygen or oxygen-containing gases or liquids, usually at an elevated temperature, and the oxide grows from the resulting reaction. This simple process is complicated, however, when the layer of silicon dioxide is intended to be patterned.

1 The conventional method for forming a patterned oxide region with thermal
2 oxidation is referred to as the Local Oxidation of Silicon (LOCOS) and involves masking
3 a silicon substrate and exposing the unmasked portions of the silicon substrate to dry oxygen
4 or water vapor at a temperature of around 900° C to 1150° C.

5 One type of patterned oxide region that is frequently constructed in forming an
6 integrated circuit is a silicon dioxide field region, also known as a field oxide region (FOX).
7 The silicon dioxide field region is used to electrically isolate transistors and capacitors from
8 other transistors and capacitors, and in one application is used to electrically isolate
9 individual memory cells in a MOS memory integrated circuit. The formation of a
10 conventional silicon dioxide field region will be discussed in conjunction with Figures 1
11 through 3.

12 Under conventional LOCOS processes, the silicon dioxide field region is formed on
13 a substrate assembly with the use of a silicon nitride hard mask. Substrate assembly is
14 intended herein to mean a substrate having thereon one or more layers or structures. The
15 arrangement by which the silicon nitride hard mask is prepared is shown in Figure 1, where
16 a silicon substrate 12 is shown situated on a semiconductor wafer 10. Formed on silicon
17 substrate 12 is a pad oxide layer 14. After forming pad oxide layer 14, a silicon nitride layer
18 16, typically Si_3N_4 , is deposited thereon. Typically, silicon nitride layer 16 is deposited with
19 chemical vapor deposition (CVD) using ammonium and silane or other silicon source gases.
20 Subsequently, a photoresist mask 18 is formed and patterned with photolithography.

21 As shown in Figure 2, photoresist mask 18 is used in etching silicon nitride layer 16
22 to form a patterned silicon nitride hard mask 20. Thereafter, as seen in Figure 3, photoresist
23 mask 18 is stripped off.

24 Figure 3 shows the results of a subsequent step of conventional LOCOS processes,
25 wherein exposure of silicon substrate 12 to oxygen at an elevated temperature results in an
26

1 oxidation reaction that causes the growth of silicon dioxide field regions 22 in unmasked
2 openings where silicon substrate 12 is not covered by silicon nitride hard mask 20.

3 Silicon dioxide field regions 22 created by conventional LOCOS processes are
4 typically thicker at the center and taper toward the edges, with a substantially oblong cross-
5 section. The silicon dioxide field regions also form sharp corners at the outer periphery
6 known as "bird's beak" structures 24. Bird's beak structures 24 tend to grow laterally during
7 the oxidation reaction, causing bird's beak structures 24 to grow oxide underneath silicon
8 nitride hard mask 20 and to encroach into adjoining active regions 12a where transistors and
9 other semiconductor devices are intended to be formed.

10 The nonuniform profile of silicon dioxide field regions 22 causes a reduction in
11 isolation capability. The reduced isolation capability is a limitation to the compactness with
12 which silicon dioxide field regions 22 can be formed.

13 Forming silicon dioxide field regions 22 created by conventional LOCOS processes
14 to have a more compact profile would reduce the isolation capability of silicon dioxide field
15 regions 22 to a point that would cause electrical current leakage between source and drain
16 regions of transistors in adjoining active regions 12a on either side of silicon dioxide field
17 regions 22. The leakage of electrical current is initiated by current carrying structures
18 produced at a later point in the fabrication process.

19 The current carrying structures, such as word line gate regions, are frequently
20 located on top of silicon dioxide field regions and cause a voltage under the silicon dioxide
21 field regions that results in cell to cell leakage of electrical current between parasitic field
22 transistors in adjoining active regions 12a when the isolation capability of silicon dioxide
23 field regions 22 is not sufficient. The cell to cell leakage of electrical current is called "cross-
24 talk." Cross-talk is undesirable in that it interferes with signals being sent to the parasitic
25 field transistors in adjoining active regions 12a, ultimately causing a failure of the integrated
26 circuit to perform its intended function. While it is known that producing silicon dioxide

1 field regions 22 to be thicker and to have a more rectangular profile would prevent current
2 from conducting between parasitic field transistors at low voltages and would help to
3 eliminate cross-talk, conventional LOCOS processes do not provide sufficient control over
4 the profile of silicon dioxide field regions 22 to do so.

5 The encroachment of bird's beak structures 24 into active regions 12a is also a
6 barrier to integrated circuit miniaturization efforts. The thinness of bird's beak structures 24
7 at their outer periphery reduces their isolation capability, and the elongated and pointed
8 geometry prohibits silicon dioxide field regions 22 from being densely packed. The density
9 of an arrangement of silicon dioxide field regions 22 is measured as "isolation pitch."
10 Isolation pitch is limited by the oxide encroachment under silicon nitride hard mask 20,
11 which in turn results in the usable space of active regions 12a being reduced after field
12 oxidation is complete. As advancements in integrated circuits cause geometries to shrink,
13 bird's beak structures 24 are becoming a dominant limiting factor to minimizing the isolation
14 pitch and therefore to maximizing the number of semiconductor devices such as memory
15 cells that can be effectively packed into semiconductor wafer 10.

16 A further type of patterned oxide region that is increasingly being used in forming
17 integrated circuits is the shallow trench isolation region. A conventional method of forming
18 a shallow trench isolation region is illustrate in Figures 1 and 4 through 6. Under this
19 method, as shown in Figure 1, silicon substrate 12 is provided and typically covered with a
20 thin oxide layer 14. A silicon nitride layer 16 is then deposited over thin oxide layer 14, and
21 a photoresist mask 18 is formed on silicon nitride layer 16. When forming a shallow trench
22 isolation region, the openings between islands in photoresist mask 18 are spaced closer
23 together.

24 Silicon nitride layer 16 is etched with the use of photoresist mask 18 to form a
25 silicon nitride hard mask 20 such as is shown in Figure 4. Once masked with silicon nitride
26 hard mask 20, one or more isolation trenches 26 are etched into silicon substrate 12 using

1 silicon nitride hard mask 20 to block active regions 12a located between isolation trenches
2 26 from being etched. As shown in Figure 5, once isolation trenches 26 are formed, a
3 thermal oxide layer 28 is grown on the sidewalls of isolation trenches 26 by exposing
4 isolation trenches 26 to oxygen at an elevated temperature which causes an oxidation
5 reaction, as discussed above.

6 After growing thermal oxide layer 28, and as shown in Figure 5, a further step
7 comprises the deposition of an inner oxide layer 30. Inner oxide layer 30 is typically
8 deposited using one of a number of existing forms of TEOS deposition. Silicon nitride hard
9 mask 20 is thereafter removed, typically using CMP with thin oxide layer 14 serving as an
10 etch stop barrier. In so doing, a portion of inner oxide layer 30 is also etched, and the
11 resulting structure is as appears in Figure 6, wherein can be seen completed shallow trench
12 isolation regions 32.

13 The shallow trench isolation region formation process has significant advantages
14 over the LOCOS process in that shallow trench isolation regions 32 formed thereby are
15 narrower, yet have adequate isolation capability allowing active regions 12a to be spaced
16 closer together. This provides for greater density of semiconductor devices and thus greater
17 miniaturization of the integrated circuit being formed. Shallow trench isolation regions 32
18 are also not complicated by the imposing bird's beak structures 24 of the LOCOS process.

19 Nevertheless, the formation of shallow trench isolation regions 32 has its drawbacks.
20 The process is time consuming due to the greater number of steps and also due to the depth
21 to which isolation trenches 26 must be etched. Additionally, if shallow trench isolation
22 regions 32 are not formed sufficiently wide and deep, cross-talk can also occur between
23 parasitic field transistors in adjoining active regions 12a, as discussed above in reference to
24 the LOCOS process. Consequently, shallow trench isolation regions 32 can still consume
25 a great amount of space on silicon substrate 12, which could otherwise be used for forming
26 semiconductor devices.

962007" E6902/8001.d5n

WORKMAN, NYDEGGER & SEELEY
A PROFESSIONAL CORPORATION
ATTORNEYS AT LAW
1000 EAGLE GATE TOWER
60 EAST SOUTH TEMPLE
SALT LAKE CITY, UTAH 84111

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

It is apparent from the above discussion that a need exists in the art for a method for forming a silicon dioxide field region that has a more desirable profile and that reduces encroachment by bird's beak structures. Such a method would be especially beneficial if silicon dioxide field regions with reduced isolation pitch and high isolation capabilities could be formed thereby.

It is also apparent that a need exists for an improved method of forming shallow trench isolation regions in a more compact manner and with less depth. Such a method is needed that also provides increased isolation capability and resistance to cross-talk.

SUMMARY OF THE INVENTION

1 A method is provided for forming a patterned oxide region on a substrate assembly,
2 preferably situated on a semiconductor wafer, using implantation of a selected type of ions
3 to speed up patterned oxide region growth, improve patterned oxide region profile, and
4 reduce encroachment by bird's beak structures. The term substrate assembly is intended
5 herein to mean a substrate having one or more layers or structures formed thereon. As such,
6 the substrate assembly may be, by way of example and not by way of ~~for~~ limitation, a doped
7 silicon semiconductor substrate typical of a semiconductor wafer.
8

9 In general, the inventive method forms an oxide region on a substrate assembly by
10 first bombarding a selected region of a layer substantially composed of a first material with
11 ions thereof. The layer substantially composed of the first material is situated on a substrate
12 assembly. The substrate assembly will preferably be situated on a semiconductor wafer.
13 After ion bombardment, the implanted layer is oxidized by exposure to oxygen.

14 One embodiment of the method of the present invention results in the formation of
15 a patterned oxide region in the form of a silicon dioxide field region. In this embodiment,
16 a semiconductor wafer is first provided. A layer of material in which one or more patterned
17 oxide regions are to be formed is formed on the semiconductor wafer. The silicon substrate
18 is cleaned and then masked with a patterned masking substrate such as a silicon nitride hard
19 mask. In so doing, the silicon nitride hard mask can be etched with either a stop-on-oxide
20 etch process that uses a pad oxide layer as an etch barrier or a selective stop-on-silicon etch
21 process. Selected areas in which the silicon oxide regions are to be grown are left exposed
22 as unmasked openings.

23 Once the silicon substrate is provided and the silicon nitride hard mask has been
24 formed thereon, ions are implanted into the unmasked openings in the silicon nitride hard
25 mask. The implanted ions are of a selected type that does not significantly alter the electrical
26 charge characteristics of the layer of material and that increases the rate with which the layer

1 of material oxidizes. The increased rate of oxidation in one embodiment is due to the ions
2 of the selected type providing an increased availability of a source material for the oxidation
3 reaction that forms an oxide of the material from which the layer of material is composed.
4 Accordingly, in a preferred embodiment wherein the layer of material comprises silicon, the
5 implanted ions also comprise silicon. Other types of ions may also be implanted together
6 with the selected type of ions.

7 The implantation of ions causes the lattice structure of the monocrystalline silicon
8 material in the silicon substrate to partially randomize. This increases the rate with which
9 the oxidation reaction progresses and also increases the thickness of the resulting silicon
10 dioxide field region. The implanted silicon ions provide interstitials in the silicon substrate
11 crystalline lattice that are homogenous to the silicon substrate and that provide a greater
12 source for the oxidation reaction. This increases the ratio of available silicon and speeds up
13 the oxidation reaction. Of course, one skilled in the art will recognize that when oxidizing
14 layers of material other than silicon, suitable ions that provide a source for the corresponding
15 reaction should be selected.

16 The oxidation reaction is preferably conducted by exposing the semiconductor wafer
17 to dry oxygen or water at an elevated temperature. More rapid oxidation of the silicon is
18 possible than in conventional LOCOS processes described above due to the implantation of
19 silicon ions into a monocrystalline silicon substrate on a semiconductor wafer. Less
20 oxidation time allows less time for lateral growth of the silicon dioxide region so as to
21 prevent significant formation of bird's beak structures. The resulting silicon dioxide field
22 region, also known as a field oxide (FOX) region, has a more rectangular cross-sectional
23 profile. It also has less pronounced, more longitudinally oriented corners at the outer
24 periphery so that bird's beak structure formation is reduced and so that less encroachment of
25 bird's beak structures into the adjacent active regions occurs. The profile of the silicon
26 dioxide field region also provides greater electrical isolation between adjacent active regions

1 and allows the adjacent active regions to be formed more compactly, thereby facilitating
2 greater miniaturization of the integrated circuit.

3 In an alternative embodiment, a nitride spacer is formed at the periphery of an
4 unmasked opening in the silicon nitride hard mask. The nitride spacer reduces the
5 dimensions of the unmasked opening prior to ion implantation. This causes the resulting
6 silicon dioxide field region formed against the nitride spacer to be smaller. A smaller silicon
7 dioxide field region also allows the adjacent active regions to be spaced closer together for
8 even greater miniaturization. The nitride spacer also helps to seal off the pad oxide layer,
9 particularly when a stop-on-silicon nitride layer etch process is used, and further reduces the
10 formation of bird's beak structures in the resulting silicon dioxide field regions. The nitride
11 spacer is formed by any suitable process. Chemical vapor deposition and photolithography
12 patterning and etching is currently preferred. Using the nitride spacer, silicon dioxide field
13 regions having dimensions below photolithography resolution limits can be formed.

14 The present invention forms a silicon dioxide field region in less time than
15 conventional LOCOS processes. The present invention forms the silicon dioxide field
16 region with a thicker, more desirable profile that provides better isolation. The profile of the
17 silicon dioxide field region formed by the inventive method encroaches less into the active
18 regions adjacent to the silicon dioxide field region than prior art methods, thus allowing the
19 adjacent active regions to be formed more compactly. The resultant patterned oxide regions
20 can thus be formed smaller for greater miniaturization of the integrated circuit. With the use
21 of the provided nitride spacers, the silicon dioxide field region can be formed with
22 dimensions that are below photolithography resolution limits.

23 The present invention also provides a shallow trench isolation region and method
24 for forming the shallow trench isolation region. The shallow trench isolation region is
25 suitable for use in electrically isolating adjacent active regions on a semiconductor wafer.
26 In an initial step of forming the shallow trench isolation region, an isolation trench is formed

1 in a layer of material, preferably a silicon substrate, on a semiconductor wafer. The isolation
2 trench is selectively etched using a masking substrate that is impermeable to implanted ions,
3 and that preferably comprises a silicon nitride hard mask.

4 Thereafter, ions are implanted into the shallow trench isolation region through
5 openings in the silicon nitride hard mask. The ions are preferably of a selected type that
6 causes the layer of material to oxidize at a more rapid rate. In one embodiment, the ions of
7 the selected type contribute a source for increasing the reaction which forms an oxide of the
8 layer of material. Consequently, when the shallow trench isolation region is formed in a
9 layer of material comprising silicon, the ions of the selected type are preferred to be of
10 silicon. Of course, other ions could also be concurrently implanted. The ions may be
11 implanted with an angle orthogonal to the surface of the semiconductor wafer, or the ions
12 may be implanted at an angle other than orthogonal to the surface of the silicon conductor
13 wafer. Preferably, the angle of the implanted ions is within 0 and 10° from a direction
14 orthogonal to the surface of the semiconductor wafer.

15 Once the ions are implanted, the semiconductor wafer is exposed to oxygen at an
16 elevated temperature to grow a thermal oxide layer in the isolation trench. The thermal oxide
17 layer grows on the sidewalls of the isolation trench and also at the bottom of the isolation
18 trench where the implanted ions have impacted. The implanted ions diffuse as interstitials
19 of the crystal lattice at the bottom of the isolation trench in an outward expansion that results
20 in a growth of the thermal oxide layer in a direction which protrudes outward laterally at the
21 bottom of the isolation trench. Implanting the ions with an angle of greater than 0° from the
22 orthogonal direction causes the thermal oxide layer to protrude outward at the bottom even
23 more than does an implant that is conducted with a direction orthogonal to the surface of the
24 semiconductor wafer.

25 In a further step, an inner oxide layer is deposited in the isolation trench with TEOS
26 in a conventional manner, after which the silicon nitride hard mask is removed with a stop

1 on oxide planarization process that also somewhat reduces the height of the protruding
2 portion of the inner oxide layer. A shallow trench isolation region results that is similar to
3 the shallow isolation trench of the prior art with the exception that the bottom of the shallow
4 trench isolation region is extended outward laterally and also somewhat vertically.
5 Consequently, the shallow trench isolation regions can be formed more compactly yet with
6 greater resistance to cross-talk than shallow trench isolation regions of the prior art.

7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

BRIEF DESCRIPTION OF THE DRAWINGS

In order that the manner in which the above-recited and other advantages and objects of the invention are obtained will be understood, a more particular description of the invention briefly described above will be rendered by reference to specific embodiments thereof which are illustrated in the appended drawings. Understanding that these drawings depict only typical embodiments of the invention and are not therefore to be considered to be limiting of its scope, the invention will be described and explained with additional specificity and detail through the use of the accompanying drawings briefly outlined below.

Figure 1 is a cross-sectional view of a portion of a substrate assembly on a semiconductor wafer showing several initial steps in a conventional method of forming a silicon dioxide spacer region, including the formation of a pad oxide layer, a nitride layer, and a patterned photoresist mask.

Figure 2 is a cross-sectional view of the portion of the substrate assembly of Figure 1 showing a further step of patterning a silicon nitride hard mask.

Figure 3 is a cross-sectional view of the portion of the substrate assembly of Figure 2, showing the results of a further step of growing a patterned silicon dioxide field region. Figure 3 also illustrates the resulting encroaching bird's beak structures.

Figure 4 is a cross-sectional view of a portion of the semiconductor wafer of Figure 1, showing steps used in a conventional method for forming a shallow trench isolation region, the steps including forming a silicon nitride hard mask and etching an isolation trench.

Figure 5 is a cross-sectional view of a portion of the semiconductor wafer of Figure 4, showing further steps of growing a thermal oxide layer in the isolation trench and depositing an inner oxide layer in the isolation trench.

1 Figure 6 is a cross-sectional view of a portion of the semiconductor wafer of Figure
2 5 showing the results of a further step of removing a silicon nitride hard mask and also
3 showing the resulting shallow trench isolation regions.

4 Figure 7 is a cross-sectional view of the portion of the substrate assembly of
5 Figure 2, showing a step in a method of the present invention for forming patterned oxide
6 regions, wherein silicon atoms are implanted into exposed regions of a silicon substrate at
7 regions that are left exposed by the silicon nitride hard mask.

8 1
9 A, Figure 8 is a cross-sectional view of the portion of the substrate assembly of Figure
10 showing the results of a further step of growing silicon dioxide regions, which in
11 comparison with Figure 3 produces a thicker and more dense silicon dioxide region with
12 reduced encroachment by bird's beak structures.

13 Figure 9 is a cross-sectional view of the portion of the substrate assembly of Figure
14 2, showing steps of an alternate embodiment of the method for forming patterned oxide
15 regions, wherein a nitride spacer is formed at the periphery of an opening in the silicon
16 nitride hard mask and silicon atoms are implanted into the opening.

17 Figure 10 is a cross-sectional view of the portion of the substrate assembly of
18 Figure 9, showing the results of a further step of growing silicon dioxide regions, which in
19 comparison with Figure 3 produces a thicker and more dense silicon dioxide region with
20 reduced encroachment by bird's beak structures.

21 Figure 11 is a cross-sectional view of the portion of the substrate assembly of
22 Figure 1, showing several initial steps in a method of the present invention for forming a
23 shallow trench isolation region, the steps including forming a silicon nitride hard mask,
24 etching an isolation trench, and implanting ions into the isolation trench.

25 Figure 12 is a cross-sectional view of the portion of the substrate assembly of Figure
26 11, showing the results of a further step of growing a thermal oxide layer on the sides and
bottom of the isolation trench.

1 Figure 13 is a cross-sectional view of the portion of the substrate assembly of Figure
2 12, showing further steps of depositing an oxide layer in the remainder of the isolation trench
3 and removing the silicon nitride hard mask, and also showing the resulting shallow trench
4 isolation regions.

5 Figure 14 is a cross-sectional view of the portion of the substrate assembly of
6 Figure 1, showing steps of an alternate embodiment of the method for forming a shallow
7 trench isolation region, wherein a silicon nitride hard mask is formed, an isolation trench is
8 etched in the silicon substrate, and ions are implanted into the isolation trench at an angle
9 other than orthogonal to the plane of the semiconductor wafer.

10 Figure 15 is a cross-sectional view of the portion of the substrate assembly of Figure
11 14 showing the shallow trench isolation regions formed by the alternate embodiment wherein
12 ions are implanted into the isolation trench at an angle other than orthogonal to the plane of
13 the semiconductor wafer.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

One method of the present invention will be initially discussed by reference to an embodiment comprising a modification of the conventional LOCOS process discussed above, and is used to form a patterned oxide region. The method of forming a patterned oxide region using LOCOS will be explained in conjunction with Figures 1, 2, 7, and 8, in an embodiment wherein the patterned oxide region comprises a silicon dioxide field region.

Figure 1 shows the initial steps of the method of the present invention wherein a volume of semiconductor material in a substrate assembly is being oxidized. As defined herein, a substrate assembly is a substrate on which may be formed one or more layers. In the depicted embodiment, the substrate assembly comprises a silicon substrate 12, which is provided on a semiconductor wafer 10, and the volume of semiconductor material comprises the monocrystalline silicon of silicon substrate 12. Of course the present invention could be employed for other types of semiconductor materials and on substrate assemblies other than a semiconductor wafer.

The method of the present invention shares the steps of conventional LOCOS processes up until the stage of Figure 2. Thus, a thin pad oxide layer 14 is formed on silicon substrate 12. Pad oxide layer 14 is preferably formed with a thickness of about 100 to about 200 angstroms. As shown in Figure 2, a masking substrate such as a silicon nitride hard mask 20 is formed over silicon substrate 12, and is preferably etched and patterned in a conventional manner using a photoresist mask 18 that is patterned with photolithography.

When etching silicon nitride hard mask 20, a stop-on-oxide etch process can be used that employs pad oxide layer 14 as an etch barrier. A selective stop-on-silicon etch process can also be used that etches to the bottom of pad oxide layer 14 and stops on silicon substrate 12. Silicon nitride hard mask 20 is patterned in a manner that forms unmasked openings 20a over selected areas of silicon substrate 12 located where the silicon dioxide field regions are intended to be formed.

1 Figure 7 illustrates a further step in the present invention that is conducted after the
2 conventional steps of Figure 2. As shown in Figure 7, ions represented by arrows 34 are
3 implanted into unmasked openings 20a in silicon nitride hard mask 20. Photoresist mask 18
4 is preferably allowed to remain over patterned silicon nitride hard mask 20 during the
5 implantation in order to better control the area of impact of the implanted ions.

6 The implanted ions are of a selected type that increases the rate at which a layer of
7 material oxidizes. In the depicted embodiment, the layer of material comprises silicon
8 substrate 12. In one embodiment, the increased rate of oxidation occurs because the ions of
9 the selected type provide increased availability of a source material for the oxidation reaction
10 that forms an oxide of the material from which the layer of material is composed. The
11 implanted ions also preferably do not alter the electrical ^{conductivity type} ~~charge characteristics~~ of the layer
12 of material. This is advantageous in that it provides more flexibility to the process by not
13 altering the conductivity of active regions 12a that are typically being electrically isolated
14 by the silicon dioxide field region. It also provides for greater isolation capability of the
15 resultant oxide.

16 Without sufficient isolation capability, the parasitic field transistor threshold voltage
17 that causes cross-talk leakage between active regions 12a is quite low, thereby increasing
18 the occurrence of cross-talk leakage between adjacent parasitic field transistors such as MOS
19 memory cells. The voltage required to cause the individual transistors being created to enter
20 an operational state can also be altered as a result of insufficient isolation capability.

21 In one embodiment, the ions of the selected type are implanted with a zero degree
22 angle, as measured from a direction orthogonal to the plane of semiconductor wafer 10. The
23 zero degree angle minimizes "straggle," which is the diffusion of atoms within the silicon
24 substrate lattice that results from the implantation of ions. Atoms diffused by the straggle
25 phenomenon can migrate to the edges of the selected implantation area and result in an
26 increase in bird's beak structure formation.

1 The ions of a selected type are preferably implanted to a depth in the range from
2 about 200 angstroms to about 2,000 angstroms. Suitable results can be achieved using a
3 high current medium energy implanter such as the Varian E1000 produced by Varian
4 Associates of Palo Alto, California. The Varian E1000 implanter is preferably set at about
5 50 KeV to 200 KeV and at a current in a range of from about 2 mA to about 10 mA. The
6 implantation dose of ions that are implanted into silicon substrate 12 is preferably in the
7 range of from about 1×10^{15} atoms per cm^2 to about 6×10^{16} atoms per cm^2 . A more preferred
8 implantation dose is about 1×10^{16} atoms per cm^2 .

9 Silicon nitride hard mask 20 or any other material that is used as a masking substrate
10 is selected to be generally impermeable to implanted ions. This causes the ions to be
11 implanted only into the selected areas of silicon substrate 12 located under unmasked
12 openings 20a in silicon nitride hard mask 20.

13 The silicon ions are implanted as interstitials outside of the crystal lattice structure
14 of the silicon substrate of the semiconductor wafer. The implantation of ions causes the
15 lattice structure of the monocrystalline silicon material in the silicon substrate to partially
16 randomize. The paths created during the partial randomization allow oxygen to more readily
17 enter into the crystal lattice structure to form silicon dioxide with the silicon that is implanted
18 and the silicon that was already present in the crystal lattice structure of the silicon substrate.
19 The ready availability of silicon to bond with oxygen causes the oxidation reaction to occur
20 quicker and with the expenditure of less energy than would occur for monocrystalline silicon.
21 As such, the thickness of the resultant silicon dioxide region is also increased.

22 Thus, the selected areas that are implanted sustain a more rapid oxidation reaction
23 than unimplanted areas. This quick reaction effectively speeds up oxide growth in a vertical
24 direction and slows down oxide growth in a horizontal direction, which consequently reduces
25 the size of bird's beak structures in the resulting silicon dioxide field regions.
26

1 In a preferred embodiment, silicon substrate 12 comprises monocrystalline silicon
2 and the implanted ions also comprise silicon. The implantation of silicon ions as interstitials
3 provides an increased availability of silicon to the oxidation reaction which reacts silicon and
4 oxygen to form silicon dioxide, as discussed above, thereby speeding up the oxidation
5 reaction to an even greater degree and further increasing the thickness with which the
6 resulting silicon dioxide field regions can be formed.

7 Figure 8 depicts a further step in the method of the present invention, wherein
8 semiconductor wafer 10 is placed in an oxidation furnace and exposed to water or oxygen
9 at an elevated temperature to initiate the oxidation reaction and form silicon dioxide field
10 regions 36. The oxidation reaction can be conducted at a high pressure which allows the
11 temperature and time required for the oxidation reaction to be lowered. The oxidation
12 reaction can be conducted at pressures of up to 25 atmospheres. A preferred pressure range
13 is about 1 to 25 atmosphere, and a more preferred range is about 5 to 25 atmospheres. Most
14 preferably, the oxidation reaction is conducted with a pressure in the range of about 5 to 10
15 atmospheres. The higher pressure provides better control over process parameters and saves
16 on thermal budget while still allowing the growth of a thick oxide with high isolation
17 capability.

18 The implantation of ions typically results in damage to silicon substrate 12. A
19 follow up thermal treatment step is conducted to heal the damage and to prevent the
20 propagation of defect regions. Optimizing the implant parameters of dose, dose energy, and
21 depth also helps to keep damage in silicon substrate 12 to a minimum. The follow-up
22 thermal treatment step also functions to reduce surface charges in silicon dioxide field
23 regions 36 by causing unreacted silicon to migrate out of silicon dioxide field regions 36.
24 The surface charges are undesirable in that they reduce the isolation capability of silicon
25 dioxide field regions 36.
26

1 The method of the present invention provides a desirable level of control over the
2 profile of silicon dioxide field regions 36, and results in silicon dioxide field regions 36 that
3 have a thick, semi-rectangular cross-sectional profile. A dense allocation of oxide is
4 provided by the method of the present invention, such that silicon dioxide field regions 36
5 can be of a compact size and also maintain a sufficient isolation capability. Silicon dioxide
6 field regions 36 also have less pronounced, more longitudinally oriented corners at the
7 periphery than silicon dioxide field regions formed by conventional LOCOS processes so
8 that bird's beak structures 38 are reduced and encroach less into active regions 12a than the
9 silicon dioxide field regions of the conventional LOCOS processes

10 The method of the present invention is also quicker than the conventional LOCOS
11 processes, saving time and energy. The method of the present invention can be implemented
12 without specialized equipment and without significantly slowing down process flow.

13 The rapid speed of formation of silicon dioxide field regions 36 of the present
14 invention provides flexibility in the selection of the thickness of pad oxide layer 14. The
15 rapid speed of formation also allows pad oxide layer 14 to be relatively thin, because there
16 is less time for resultant stress to occur due to a more rapid oxidation period than the
17 conventional LOCOS method. Pad oxide layer 14 preferably has a thickness of between
18 about 100 to 200 angstroms.

19 The resultant silicon dioxide field regions 36 are more uniform than silicon dioxide
20 field regions produced by the conventional LOCOS processes, have greater depth, and have
21 smaller and less pronounced bird's beak structures 38 than the silicon dioxide field regions
22 of the conventional LOCOS processes. This allows for more compact active regions 12a
23 with a lower isolation pitch, facilitating greater miniaturization of the integrated circuit than
24 can be achieved with conventional LOCOS processes.

25 While the method of the present invention has been illustrated in relation to one
26 specific embodiment, the invention is not intended to be restricted to this embodiment and

1 may be conducted in other manners as well. For instance, a further embodiment is discussed
2 in Figures 9 and 10, wherein the dimensions of the selected areas that are implanted are
3 selectively controlled. Under this embodiment, as shown in Figure 9, one or more nitride
4 spacers 40 are formed, subsequent to the steps of Figure 2, at opposing edges of silicon
5 nitride hard mask 20. Nitride spacers 40 are preferably formed from a silicon nitride layer,
6 which is formed in a conventional manner.

7 Nitride spacers 40 are small, preferably comprising about 0.05 to 0.15 microns in
8 width, but significantly reduce isolation pitch, preferably leaving an unmasked opening 20a
9 of between about 0.05 to 0.1 microns wide and preferably about 0.05 microns wide, which
10 is finer than can currently be achieved with conventional photolithography.

11 Silicon nitride hard mask 20 is preferably etched in this embodiment with the stop-
12 on-silicon etching process, and photoresist mask 18 is preferably removed before ion
13 implantation. After removing photoresist mask 18, ions are implanted into open areas 20a
14 in silicon substrate 12. Ion implantation is represented in Figure 9 by arrows 34.

15 As shown in Figure 10, semiconductor wafer 10 is subsequently exposed to oxygen
16 to form silicon dioxide field regions 42. Silicon nitride hard mask 20 and nitride spacers 40
17 can then be removed.

18 Nitride spacers 40 seal themselves to silicon substrate 12, sealing off pad oxide layer
19 14, thereby providing less opportunity for lateral oxide growth beneath silicon nitride hard
20 mask 20. Consequently, silicon dioxide field regions 42 of Figure 7 are formed to have even
21 more reduced bird's beak structures 44 than silicon dioxide field regions 36 of the previous
22 embodiment. Additionally, substantially no bird's beak structure 22 of the prior art will
23 form underneath silicon nitride hard mask 20 or nitride spacers 40. The resulting silicon
24 dioxide field regions 42 are more compact than can be formed with conventional processes
25 yet, due to a more rectangular cross section and reduced bird's beak structures 44, are still
26 capable of maintaining sufficient isolation capability to provide proper electrical isolation

1 and prevent cross-talk. The compactness and finer spacing reduces isolation pitch, thereby
2 assisting in the miniaturization process.

3 While the anisotropic dry etch step used in forming nitride spacers 40 requires
4 additional time and expense, in many applications the advantages of the nitride spacer
5 embodiment described above will outweigh this detriment. One particular advantage is that
6 silicon dioxide field regions 42 can be formed more compactly than is possible without
7 nitride spacers 40 due to limitations of current photolithography resolution.

8 The present invention also provides a shallow trench isolation region and a method
9 of forming the shallow trench isolation region. The method will be described herein by
10 reference to Figures 1, 4, and 11 through 15. The shallow trench isolation region is useful
11 for electrically isolating adjacent active regions on a semiconductor wafer. Initially, under
12 the method of the present invention, one or more isolation trenches 26 are patterned and
13 formed. Thus, as shown in Figure 1, a photoresist mask 18 is formed over a layer of material
14 that is impermeable to implanted ions, such as silicon nitride layer 16 of the depicted
15 embodiment. Silicon nitride layer 16 is formed over a thin oxide layer 14 on a silicon
16 substrate 12 of a semiconductor wafer 10.

17 As shown in Figure 4, silicon nitride layer 12 is etched using photoresist mask 18
18 to form isolation trenches 26. In so doing, a triple-recipe etch process is preferably used.
19 The triple-recipe etch process is conducted in a single chamber using three sequential recipes
20 which first etch nitride to form silicon nitride hard mask 20, then etch oxide to etch through
21 thin oxide layer 14, and finally that etch silicon to form isolation trenches 26 in silicon
22 substrate 12.

23 As shown in Figure 11, a further step, conducted after formation of isolation
24 trenches 26, comprises implanting ions into isolation trenches 26. The ion implantation step
25 is conducted with the use of silicon nitride hard mask 20. It is also preferred that photoresist
26 mask 18 be left in place after isolation trenches 26 has been etched in order to assist in

1 maintaining the directionality of the implanted ions. Ion implantation is represented by
2 arrows 46. Due to the impermeability of the implanted ions into silicon nitride hard mask
3 20, the implanted ions only impact the sidewalls and bottom of isolation trenches 26. It is
4 preferred that the implanted ions be implanted with an angle that is either orthogonal to the
5 surface of semiconductor wafer 10 or within 10° from being orthogonal to the surface of
6 semiconductor wafer 10. The substantially orthogonal angle will allow relatively few ions
7 to be implanted into the sidewalls of isolation trenches 26, and will cause more ions to be
8 implanted into the bottom of isolation trenches 26, as shown in Figure 11, wherein the
9 location of implanted ions are depicted as implanted regions 48.

10 The implanted ions cause straggle that pushes interstitial silicon atoms outward in
11 the bottom of isolation trenches 26. This outward diffusion of atoms causes implanted
12 regions 48 to extend out laterally and vertically from the dimensions of isolation trenches 26.
13 The outward diffusion of atoms also occurs without the need for any form of thermal
14 treatment.

15 The implanted ions are of a selected type that increase the rate at which a layer of
16 material oxidizes. In the depicted embodiment, the layer of material comprises silicon
17 substrate 12. In one embodiment, the increased rate of oxidation occurs because the ions of
18 the selected type provide an increased availability of a source material for the oxidation
19 reaction that forms an oxide of the material from which the layer of material is composed.
20 The implanted ions also preferably do not alter the electrical charge characteristics of the
21 layer of material. This is advantageous in that it provides more flexibility to the process by
22 not altering the conductivity of active regions 12a that are typically being electrically isolated
23 by the shallow trench isolation regions. It also provides for greater isolation capability of
24 the resultant oxide.

25 A further step is illustrated in Figure 12, wherein semiconductor wafer 10 is exposed
26 to oxygen at an elevated temperature. The exposure to oxygen causes the growth of sidewall

1 thermal oxide layers 50 on the sidewalls of isolation trenches 26. Sidewall thermal oxide
2 layers 50 preferably have a thickness of about 50 to 200 angstroms. The exposure to oxygen
3 also causes the growth of laterally protruding, bulbous bottom thermal oxide regions 52 in
4 the bottom of isolation trenches 26. Due to the shape of implanted regions 48 resulting from
5 the implantation and diffusion of ions, bottom thermal oxide regions 52 form protruding
6 edges that extend outward laterally to a greater degree than does sidewall thermal oxide layer
7 50. Bottom thermal oxide layers 52 also extend downward vertically with a thickness that
8 is greater than the horizontal thickness of sidewall thermal oxide layers 50. As with the
9 shallow trench isolation region method discussed above, the growth of sidewall thermal
10 oxide regions 50 and bottom thermal oxide regions 52 can be conducted at the above-
11 discussed higher pressure ranges to lower the required temperatures and to provide better
12 control over process parameters while still growing a thick oxide with high isolation
13 capabilities.

14 Figure 13 illustrates a further step of the method of the present invention wherein
15 an inner oxide layer 54 is deposited into isolation trenches 26. Silicon nitride hard mask 20
16 is subsequently removed in a conventional manner, such as CMP, using thin oxide layer 14
17 as a stopping point. A portion of inner oxide layer 54 is also etched away in so doing. The
18 final result is the shallow trench isolation regions 56 shown in Figure 13. As seen in Figure
19 13, shallow trench isolation regions 56 extend into silicon substrate 12, and sidewall thermal
20 oxide layer 50 together with bottom thermal oxide layer 52 form a lining layer that surrounds
21 inner oxide layer 54. The bottom of the lining layer extends outward laterally to a
22 substantially greater extent than the top of the lining layer in a manner that helps prevent
23 cross-talk while consuming less of active regions 12a.

24 Figures 14 and 15 illustrate the above described method in an embodiment wherein
25 the angle of ion implantation is greater than 0° from a direction orthogonal to the surface of
26 semiconductor wafer 10 and less than 10° from the orthogonal direction. Shown in Figure

1 14 is an angled ion implantation represented by arrows 58. The result of the angled ion
2 implantation is the formation of implanted regions 60 at the bottom of isolation trenches 26
3 that are substantially larger and extend outward laterally more than implanted regions 48 of
4 the non-angulated implant embodiment of Figures 11 through 13. An angle of implantation
5 greater than about 10° from an orthogonal direction is undesirable in that it would cause a
6 large amount of ions to be implanted into the sidewalls of isolation trenches 26, thereby
7 causing a large portion of active regions 12a to be consumed when thermal oxidation is
8 conducted.

9 Further steps of this embodiment are the same as in Figures 11 through 13. The
10 resultant shallow trench isolation region 66 is shown in Figure 15. Sidewall thermal
11 oxidation layer 62 is slightly thicker than sidewall thermal oxide layer 50 of Figure 13, and
12 bottom thermal oxide layer 64 is substantially wider than bottom thermal oxide layer 52 of
13 Figure 13. This allows for even greater cross-talk prevention at the cost of very little of
14 active region 12a.

R 15 The shallow trench isolation regions of Figure 13 and ¹⁵~~14~~ can, as a result of the
16 present invention, be formed thinner and can thus to be spaced closer together than prior art
17 field regions formed by conventional LOCOS processes, while maintaining a high degree
18 of protection against cross-talk. The closer spacing in turn allows for greater miniaturization
19 of the integrated circuit being formed than can be accomplished with the use of conventional
20 LOCOS processes.

21 The present invention may be embodied in other specific forms without departing
22 from its spirit or essential characteristics. The described embodiments are to be considered
23 in all respects only as illustrated and not restrictive. The scope of the invention is, therefore,
24 indicated by the appended claims rather than by the foregoing description. All changes
25 which come within the meaning and range of equivalency of the claims are to be embraced
26 within their scope.